@tgchinanews · Post #585 · 08/27/2020, 04:54 AM
Raspberry Pi Zero 型态的 ZYNQ 7010 FPGA SoC SBC https://www.cnx-software.com/2020/08/25/zynqberryzero-brings-xilinx-zynq-7010-fpga-soc-to-raspberry-pi-zero-form-factor/ #这不消费电子#FPGA#RPi
TGINSIGHT SIMILAR POSTS
Source channel @githubtrending · Post #14743 · May 23
#javascript#ecmascript_proposals#es2015#es2019#es6#es7#esnext#javascript#js#polyfill#ponyfill#promise#proposal#proposals#shim#symbol#weakmap core-js is a modular JavaScript library that provides polyfills for modern ECMAScript features up to 2024, including promises, symbols, collections, iterators, typed arrays, and many web standards like URL and structuredClone. It lets you use new JavaScript features in older browsers by loading only the needed parts without polluting the global namespace. It integrates well with tools like Babel and swc for optimized polyfilling. This helps you write modern, compatible code that runs smoothly across different environments, improving development efficiency and user experience. You can customize polyfill usage and even build your own tailored version for your project. https://github.com/zloirock/core-js
Search: #fpga
@tgchinanews · Post #585 · 08/27/2020, 04:54 AM
Raspberry Pi Zero 型态的 ZYNQ 7010 FPGA SoC SBC https://www.cnx-software.com/2020/08/25/zynqberryzero-brings-xilinx-zynq-7010-fpga-soc-to-raspberry-pi-zero-form-factor/ #这不消费电子#FPGA#RPi
@githubtrending · Post #15271 · 11/05/2025, 12:30 PM
#cplusplus#arm#baidu#deep_learning#embedded#fpga#mali#mdl#mobile#mobile_deep_learning#neural_network Paddle Lite is a lightweight, high-performance deep learning inference framework designed to run AI models efficiently on mobile, embedded, and edge devices. It supports multiple platforms like Android, iOS, Linux, Windows, and macOS, and languages including C++, Java, and Python. You can easily convert models from other frameworks to PaddlePaddle format, optimize them for faster and smaller deployment, and run them with ready-made examples. This helps you deploy AI applications quickly on various devices with low memory use and fast speed, making it ideal for real-time, resource-limited environments. It also supports many hardware accelerators for better performance. https://github.com/PaddlePaddle/Paddle-Lite
@githubtrending · Post #15220 · 10/14/2025, 01:00 PM
#verilog#cocotb#embedded#fpga#iss#risc_v#rtl#verilator#verilog#vpn#vproc#wireguard This project creates an open-source, hardware-based WireGuard VPN using an affordable FPGA board, making fast and secure VPNs more accessible. Unlike slow software VPNs or costly proprietary hardware, this FPGA design runs WireGuard encryption and packet processing at near wire speed without needing a PC host. It uses common tools and languages (SystemVerilog, open-source FPGA tools) and includes a soft CPU for control tasks and hardware logic for data encryption and routing. This means you get a faster, more efficient, and customizable VPN solution that is open and affordable, ideal for learning, development, or deployment in cost-sensitive environments. https://github.com/chili-chips-ba/wireguard-fpga