Plltxe.
@plltxe · Post #5883 · 03/12/2026, 12:00 AM
Either my understanding of #Bidi is off, or Jordan Police screw up their Bidi RT: https://twitter.com/Police_Jo/status/2031410145427616135#RTL🐟
TGTGInsighttelegram intelligenceLIVE / telegram public index
TGINSIGHT SIMILAR POSTS
Find similar content
Source channel @githubtrending · Post #14862 · Jun 24
#typescript#codemirror#graphiql#graphql#lsp_mode#lsp_server#monaco_editor#vscode GraphiQL is a powerful, open-source GraphQL IDE that helps you write, test, and explore GraphQL queries easily in your browser or desktop. It offers features like syntax highlighting, live error checking, and schema exploration, making it simpler to work with GraphQL APIs. The project is part of a monorepo that includes tools for different editors like CodeMirror and Monaco, providing a consistent and extensible development experience. Using this monorepo setup improves collaboration, code sharing, and maintenance across related tools, saving you time and effort when building or extending GraphQL IDEs. This means you get a reliable, efficient environment to develop GraphQL applications faster and with fewer errors. https://github.com/graphql/graphiql
Results
2 similar posts found
Search: #rtl
当前筛选 #rtl清除筛选
GitHub Trends
@githubtrending · Post #15220 · 10/14/2025, 01:00 PM
#verilog#cocotb#embedded#fpga#iss#risc_v#rtl#verilator#verilog#vpn#vproc#wireguard This project creates an open-source, hardware-based WireGuard VPN using an affordable FPGA board, making fast and secure VPNs more accessible. Unlike slow software VPNs or costly proprietary hardware, this FPGA design runs WireGuard encryption and packet processing at near wire speed without needing a PC host. It uses common tools and languages (SystemVerilog, open-source FPGA tools) and includes a soft CPU for control tasks and hardware logic for data encryption and routing. This means you get a faster, more efficient, and customizable VPN solution that is open and affordable, ideal for learning, development, or deployment in cost-sensitive environments. https://github.com/chili-chips-ba/wireguard-fpga