Plltxe.
@plltxe · Post #5883 · 03/12/2026, 12:00 AM
Either my understanding of #Bidi is off, or Jordan Police screw up their Bidi RT: https://twitter.com/Police_Jo/status/2031410145427616135#RTL🐟
TGTGInsighttelegram intelligenceLIVE / telegram public index
TGINSIGHT SIMILAR POSTS
Find similar content
Source channel @githubtrending · Post #15336 · Dec 16
#c_lang stackplz is an eBPF tool for Android (arm64, root, kernel 5.10+) that traces syscalls, uprobes in libraries, and hardware breakpoints, printing params, stacks, and registers with filters for PIDs/threads. Push binary to /data/local/tmp, chmod +x, run like ./stackplz -n app --syscall open -o log. It helps you debug apps, hook functions, dump memory on hits (e.g., --kill SIGSTOP), and analyze traces undetected, saving time on reverse engineering without attaching processes. https://github.com/SeeFlowerX/stackplz
Hashtags
Results
2 similar posts found
Search: #rtl
当前筛选 #rtl清除筛选
GitHub Trends
@githubtrending · Post #15220 · 10/14/2025, 01:00 PM
#verilog#cocotb#embedded#fpga#iss#risc_v#rtl#verilator#verilog#vpn#vproc#wireguard This project creates an open-source, hardware-based WireGuard VPN using an affordable FPGA board, making fast and secure VPNs more accessible. Unlike slow software VPNs or costly proprietary hardware, this FPGA design runs WireGuard encryption and packet processing at near wire speed without needing a PC host. It uses common tools and languages (SystemVerilog, open-source FPGA tools) and includes a soft CPU for control tasks and hardware logic for data encryption and routing. This means you get a faster, more efficient, and customizable VPN solution that is open and affordable, ideal for learning, development, or deployment in cost-sensitive environments. https://github.com/chili-chips-ba/wireguard-fpga