@plltxe · Post #5883 · 03/12/2026, 12:00 AM
Either my understanding of #Bidi is off, or Jordan Police screw up their Bidi RT: https://twitter.com/Police_Jo/status/2031410145427616135#RTL🐟
TGINSIGHT SIMILAR POSTS
Source channel @githubtrending · Post #15382 · Jan 1
#jupyter_notebook#agent#agentic_ai#agents#authentication#bedrock#core#gateway#identity_management#memory_management#production_code#runtime Amazon Bedrock AgentCore lets you build, deploy, and run AI agents securely at scale with any framework like CrewAI or LangGraph and any model, without managing complex infrastructure. It offers serverless runtime for long tasks up to 8 hours, gateway to connect tools like Slack or APIs easily, memory for personalized experiences, identity management, built-in code interpreter and browser tools, plus observability. This saves time by skipping heavy setup, speeds prototypes to production, cuts costs with pay-per-use, and boosts security—helping you create powerful agents faster for real business needs. https://github.com/awslabs/amazon-bedrock-agentcore-samples
Search: #rtl
@plltxe · Post #5883 · 03/12/2026, 12:00 AM
Either my understanding of #Bidi is off, or Jordan Police screw up their Bidi RT: https://twitter.com/Police_Jo/status/2031410145427616135#RTL🐟
@githubtrending · Post #15220 · 10/14/2025, 01:00 PM
#verilog#cocotb#embedded#fpga#iss#risc_v#rtl#verilator#verilog#vpn#vproc#wireguard This project creates an open-source, hardware-based WireGuard VPN using an affordable FPGA board, making fast and secure VPNs more accessible. Unlike slow software VPNs or costly proprietary hardware, this FPGA design runs WireGuard encryption and packet processing at near wire speed without needing a PC host. It uses common tools and languages (SystemVerilog, open-source FPGA tools) and includes a soft CPU for control tasks and hardware logic for data encryption and routing. This means you get a faster, more efficient, and customizable VPN solution that is open and affordable, ideal for learning, development, or deployment in cost-sensitive environments. https://github.com/chili-chips-ba/wireguard-fpga