Plltxe.
@plltxe · Post #5883 · 03/12/2026, 12:00 AM
Either my understanding of #Bidi is off, or Jordan Police screw up their Bidi RT: https://twitter.com/Police_Jo/status/2031410145427616135#RTL🐟
TGTGInsighttelegram intelligenceLIVE / telegram public index
TGINSIGHT SIMILAR POSTS
Find similar content
Source channel @githubtrending · Post #15414 · Jan 14
#javascript#agent#agentic#agentic_ai#ai#ai_agents#automation#cursor#design#figma#generative_ai#llm#llms#mcp#model_context_protocol Cursor Talk to Figma MCP lets Cursor AI read and edit your Figma designs directly, using tools like `get_selection` for info, `set_text_content` for bulk text changes, `create_rectangle` for shapes, and `set_instance_overrides` for components. Setup is quick: install Bun, run `bun setup` and `bun socket`, add the Figma plugin. This saves you hours by skipping context switches, automating repetitive tasks like text replacement or override propagation, speeding up design-to-code workflows, and keeping everything in sync for faster, precise builds. https://github.com/grab/cursor-talk-to-figma-mcp
Results
2 similar posts found
Search: #rtl
当前筛选 #rtl清除筛选
GitHub Trends
@githubtrending · Post #15220 · 10/14/2025, 01:00 PM
#verilog#cocotb#embedded#fpga#iss#risc_v#rtl#verilator#verilog#vpn#vproc#wireguard This project creates an open-source, hardware-based WireGuard VPN using an affordable FPGA board, making fast and secure VPNs more accessible. Unlike slow software VPNs or costly proprietary hardware, this FPGA design runs WireGuard encryption and packet processing at near wire speed without needing a PC host. It uses common tools and languages (SystemVerilog, open-source FPGA tools) and includes a soft CPU for control tasks and hardware logic for data encryption and routing. This means you get a faster, more efficient, and customizable VPN solution that is open and affordable, ideal for learning, development, or deployment in cost-sensitive environments. https://github.com/chili-chips-ba/wireguard-fpga