@plltxe · Post #5883 · 12/03/2026, 00:00
Either my understanding of #Bidi is off, or Jordan Police screw up their Bidi RT: https://twitter.com/Police_Jo/status/2031410145427616135#RTL🐟
TGINSIGHT SIMILAR POSTS
Canale sorgente @WritingWay · Post #1113 · 10 mag
Ci vediamo in diretta questa sera?🎧📺 #live#pubblicareunlibro 📣Io e Fulvio Julita abbiamo una serie di cose da raccontarvi e una news in anteprima. 📞Parleremo di quando un progetto di pubblicazione non va a buon fine - una sconfitta, insomma - e ci si domanda come reagire, che cosa fare. 📽Ci confronteremo su come cercare e raggiungere i lettori, sui canali di distribuzione del libro e sulle risposte alle vostre domande. Seguiteci sulla mia pagina FB e sul canale Youtube alle 18.30.
Hashtags
Cerca: #rtl
@plltxe · Post #5883 · 12/03/2026, 00:00
Either my understanding of #Bidi is off, or Jordan Police screw up their Bidi RT: https://twitter.com/Police_Jo/status/2031410145427616135#RTL🐟
@githubtrending · Post #15220 · 14/10/2025, 13:00
#verilog#cocotb#embedded#fpga#iss#risc_v#rtl#verilator#verilog#vpn#vproc#wireguard This project creates an open-source, hardware-based WireGuard VPN using an affordable FPGA board, making fast and secure VPNs more accessible. Unlike slow software VPNs or costly proprietary hardware, this FPGA design runs WireGuard encryption and packet processing at near wire speed without needing a PC host. It uses common tools and languages (SystemVerilog, open-source FPGA tools) and includes a soft CPU for control tasks and hardware logic for data encryption and routing. This means you get a faster, more efficient, and customizable VPN solution that is open and affordable, ideal for learning, development, or deployment in cost-sensitive environments. https://github.com/chili-chips-ba/wireguard-fpga